Global Sources
EE Times-India
 Outlook 2010   VLSI Design Conference 2010   Design trends in solar inverters
EE Times-India > Amplifiers/Converters
 
 
Amplifiers/Converters  

Analyse simultaneous switching noise in PCBs

Posted: 16 Dec 2007  Print Version  Bookmark and Share Subscribe

Keywords: simultaneous switching noise  FPGA output buffer  PCBs 

[Summary of tips] Analyse simultaneous switching noise in PCBs This article offers a systematic simultaneous switching noise (SSN) overview with the focus on SSN caused by FPGA output buffers. A description of the causes of system-level simultaneous switching output (SSO) is presented and a hierarchical system-level SSO modelling methodology is ......
Please login or register with us to view this article>>
 

Comment on "Analyse simultaneous switching noise..."
Comments:  
*  You can enter [0] more charecters.
*Verify code:
 
Highly Recommended Application Notes

Max's Cool Beans

Clive Maxfield Strange modes of transport and other "stuff"

Someone just pointed me at a YouTube video that claims to show the world's first e-powered multicopter flight...

 

Go to top             Connect on Facebook      Follow us on Twitter      Follow us on Orkut