Global Sources
EE Times-India
 DAC 2010 coverage   Academia on employability gap   VLSI Design Conference 2010
EE Times-India > EDA/IP
 
 
EDA/IP  

Modelling for accurate Serdes design

Posted: 16 Dec 2007  Print Version  Bookmark and Share Subscribe

Keywords: Serdes I/O  advanced PCB systems  serial links  BIRD 104 

[Summary of tips] To ensure that the serial link is designed at the board level, systems companies must either simulate serial links with models of Serdes transceivers or build a fully functional physical prototype of the system. Simulation is preferred over building physical prototypes to reduce costs and to shorten design cycle time.Algorithmi......
Please login or register with us to view this article>>
 

Comment on "Modelling for accurate Serdes design"
Comments:  
*  You can enter [0] more charecters.
*Verify code:
 
Highly Recommended Application Notes

Max's Cool Beans

Clive Maxfield Strange modes of transport and other "stuff"

Someone just pointed me at a YouTube video that claims to show the world's first e-powered multicopter flight...

 

Go to top             Connect on Facebook      Follow us on Twitter      Follow us on Orkut