EDA/IP 
STARC design flow incorporates Cadence tech
Keywords: Common Power Format reference flow Si2
[Summary of tips] Cadence Design Systems Inc. announced that Japan's Semiconductor Technology Academic Research Centre (STARC) has released its next-generation ultralow power PRIDE reference flow V1.5, incorporating the Common Power Format (CPF)-based Cadence Low-Power Solution. This reference flow also includes key litho-aware manufacturing (DF......Please login or register with us to view this article>>
|
Not a registered user?
Register FREE to view unlimited features, tutorials and products, and enable any content alert service!
 |
Already registered? Login to view complete content.
|
| Related Articles | Editor's Choice |
Comment on "STARC design flow incorporates Caden..."
Visitor0210
(To avoid code verification, simply login or register with us. It is fast and free!)
|
||||||||||||||
|
||||||||||||||
 |
Top Ranked Articles
Most Popular Articles
Search EE Times India
Max's Cool Beans
Strange modes of transport and other "stuff"
Someone just pointed me at a YouTube video that claims to show the world's first e-powered multicopter flight...
