Global Sources
EE Times-India
 DAC 2010 coverage   Academia on employability gap   VLSI Design Conference 2010
EE Times-India > EDA/IP
 
 
EDA/IP  

FPGAs accelerate algorithms in hardware

Posted: 02 Feb 2004  Print Version  Bookmark and Share Subscribe

Keywords: FPGA  hardware acceleration 

[Summary of tips] FPGAs accelerate algorithms in hardwareWhen you're trying to get the best performance out of your code, what do you do? Optimise your algorithms, use look-up tables instead of algorithms, turn everything into native-word sizes, use registered variables, unroll loops, maybe even code in assembly. If none of this works, you can m......
Please login or register with us to view this article>>
 

Comment on "FPGAs accelerate algorithms in hardw..."
Comments:  
*  You can enter [0] more charecters.
*Verify code:
 
Highly Recommended Application Notes

Max's Cool Beans

Clive Maxfield Strange modes of transport and other "stuff"

Someone just pointed me at a YouTube video that claims to show the world's first e-powered multicopter flight...

 

Go to top             Connect on Facebook      Follow us on Twitter      Follow us on Orkut