Global Sources
EE Times-India
 Outlook 2010   VLSI Design Conference 2010   Design trends in solar inverters
EE Times-India > Amplifiers/Converters
 
 
Amplifiers/Converters  

Simplifying PLL Design

Posted: 12 Feb 2008  Print Version  Bookmark and Share Subscribe

Keywords: PLL design  RF design  behavioural modelling 

[Summary of tips] Phase lock loop (PLL) design poses a key challenge in RF design. Escalating noise limitations and increasingly aggressive performance requirements demand simulation strategies that allow designers to characterise performance to high levels of accuracy quickly so they can identify any architectural issues early in the developmen......
Please login or register with us to view this article>>
 

Comment on "Simplifying PLL Design"
Comments:  
*  You can enter [0] more charecters.
*Verify code:
 
Highly Recommended Application Notes

Max's Cool Beans

Clive Maxfield Strange modes of transport and other "stuff"

Someone just pointed me at a YouTube video that claims to show the world's first e-powered multicopter flight...

 

Go to top             Connect on Facebook      Follow us on Twitter      Follow us on Orkut