EDA/IP 
Good behavioural model simulation: predicting first-order PLL synthesiser performance (Part I)
Keywords:PLL synthesizer RFDE ADS simulation tools
[Summary of tips] In this article, the phase noise of a closed-loop, phase-locked loop (PLL) synthesiser is simulated using an RF Design Environment (RFDE) and Advanced Design System (ADS) tools. The critical sub-circuits, such as the voltage-controlled oscillator (VCO), phase frequency detector (PFD) and charge pump (CP) are simulated separatel......Please login or register with us to view this article>>
|
Not a registered user?
Register FREE to view unlimited features, tutorials and products, and enable any content alert service!
 |
Already registered? Login to view complete content.
|
| Related Articles | Editor's Choice |
Comment on "Good behavioural model simulation: p..."
Visitor(To avoid code verification, simply login or register with us. It is fast and free!)
|
||||||||||||||
|
||||||||||||||
 |
Top Ranked Articles
Most Popular Articles
Search EE Times India
