Global Sources
EE Times-India
 DAC 2010 coverage   Academia on employability gap   VLSI Design Conference 2010
EE Times-India > EDA/IP
 
 
EDA/IP  

Low power design specification from RTL to GDSII

Posted: 09 Jul 2007  Print Version  Bookmark and Share Subscribe

Keywords: low power design  HDLs  static power consumption  logic design 

[Summary of tips] As power has become more expensive in electronic systems, the need to specify low power design intent has increased in importance. Whereas dynamic power is fairly well handled using existing design and verification tools and methods, management of static power consumption requires the use of new design techniques that fall outs......
Please login or register with us to view this article>>
 

Comment on "Low power design specification from ..."
Comments:  
*  You can enter [0] more charecters.
*Verify code:
 
Highly Recommended Application Notes

Max's Cool Beans

Clive Maxfield Strange modes of transport and other "stuff"

Someone just pointed me at a YouTube video that claims to show the world's first e-powered multicopter flight...

 

Go to top             Connect on Facebook      Follow us on Twitter      Follow us on Orkut