Global Sources
EE Times-India
 DAC 2010 coverage   Academia on employability gap   VLSI Design Conference 2010
EE Times-India > EDA/IP
 
 
EDA/IP  

Top 10 methods for ASIC power minimization (2)

Posted: 10 Jan 2007  Print Version  Bookmark and Share Subscribe

Keywords: submicron ASICs  power minimization  low power techniques  multiple-voltage supplies 

[Summary of tips] Since both dynamic power and leakage power scales with the square of the supply voltage, the operating voltage should be minimized at all times. Currently, there are three well-supported techniques for doing so: multiple-voltage supplies, variable-supply voltages, and supply shut-off switches. By using multiple-supply domains o......
Please login or register with us to view this article>>
 

Comment on "Top 10 methods for ASIC power minimi..."
Comments:  
*  You can enter [0] more charecters.
*Verify code:
 
Highly Recommended Application Notes

Max's Cool Beans

Clive Maxfield Strange modes of transport and other "stuff"

Someone just pointed me at a YouTube video that claims to show the world's first e-powered multicopter flight...

 

Go to top             Connect on Facebook      Follow us on Twitter      Follow us on Orkut