EDA/IP 
Top 10 methods for ASIC power minimization (1)
Keywords: ASICs low power techniques CMOS
[Summary of tips] The physical limits of CMOS technology scaling and the ever increasing number of on-chip features is causing low power design to move from being one of many design metrics to being the number one design metric. Some authors have written "doom and gloom papers" proclaiming the end of Moore's law due to the inability to scale dow......Please login or register with us to view this article>>
|
Not a registered user?
Register FREE to view unlimited features, tutorials and products, and enable any content alert service!
 |
Already registered? Login to view complete content.
|
| Related Articles | Editor's Choice |
- Managing single event effects in FPGAs, ASICs and processors (Part 2)
- Managing single event effects in FPGAs, ASICs and processors (Part 1)
- Shift from FPGAs for prototype to ASICs for production
- FPGA replaces large capacity ASICs
- ADC packs digital-cell-based technology for ASICs, FPGAs
- Guide to preparing HardCopy II ASICs
Comment on "Top 10 methods for ASIC power minimi..."
Visitor0210
(To avoid code verification, simply login or register with us. It is fast and free!)
|
||||||||||||||
|
||||||||||||||
 |
Top Ranked Articles
Most Popular Articles
Search EE Times India
Max's Cool Beans
Strange modes of transport and other "stuff"
Someone just pointed me at a YouTube video that claims to show the world's first e-powered multicopter flight...
