Interface 
Levelling FPGAs and DDR3 SDRAM
Keywords: FPGAs DDR3 SDRAM levelling
[Summary of tips] Interface between a DDR3 SDRAM DIMM and FPGA can be accomplished by levelling. Levelling by adjusting the timing per byte lane enables controllers to compensate for the flight-time skew caused by fly-by topology. Levelling is more than just I/O delay that appears in the data path.The lower cost, higher performance, higher densi......Please login or register with us to view this article>>
|
Not a registered user?
Register FREE to view unlimited features, tutorials and products, and enable any content alert service!
 |
Already registered? Login to view complete content.
|
| Related Articles | Editor's Choice |
- FPGAs tout power, speed, size enhancements
- Managing single event effects in FPGAs, ASICs and processors (Part 2)
- Managing single event effects in FPGAs, ASICs and processors (Part 1)
- Shift from FPGAs for prototype to ASICs for production
- Altera launches OpenCL programme for FPGAs
- FFT core runs on Xilinx Virtex-6 FPGAs
Comment on "Levelling FPGAs and DDR3 SDRAM"
Visitor0210
(To avoid code verification, simply login or register with us. It is fast and free!)
|
||||||||||||||
|
||||||||||||||
 |
Top Ranked Articles
Most Popular Articles
Search EE Times India
Max's Cool Beans
Strange modes of transport and other "stuff"
Someone just pointed me at a YouTube video that claims to show the world's first e-powered multicopter flight...
