Global Sources
EE Times-India
 DAC 2010 coverage   Academia on employability gap   VLSI Design Conference 2010
EE Times-India > EDA/IP
 
 
EDA/IP  

Understanding partial reluctance extraction

Posted: 13 Nov 2006  Print Version  Bookmark and Share Subscribe

Keywords: RC modelling  inductance  simulation  resistance  capacitance 

[Summary of tips] There have been many well-studied methodologies for simulation, design, and optimisation of global interconnects based on RC models. As clock frequencies increase, however, modelling global interconnects such as RC circuits is no longer adequate, and inductance must be included in the modelling.A fast and accurate resistance, i......
Please login or register with us to view this article>>
 

Comment on "Understanding partial reluctance ext..."
Comments:  
*  You can enter [0] more charecters.
*Verify code:
 
Highly Recommended Application Notes

Max's Cool Beans

Clive Maxfield Strange modes of transport and other "stuff"

Someone just pointed me at a YouTube video that claims to show the world's first e-powered multicopter flight...

 

Go to top             Connect on Facebook      Follow us on Twitter      Follow us on Orkut