Global Sources
EE Times-India
 DAC 2010 coverage   Academia on employability gap   VLSI Design Conference 2010
EE Times-India > EDA/IP
 
 
EDA/IP  

DSP builder improves designers' productivity

Posted: 02 Jul 2008  Print Version  Bookmark and Share Subscribe

Keywords: DSP design  synthesis technology  timing-optimised  Simulink design 

[Summary of tips] Targeting high-performance DSP designs, Altera Corp. rolled its DSP Builder tool version 8.0, featuring second-generation model-based synthesis technology. This technology allows DSP designers for the first time to automatically generate timing-optimised RTL code based on high-level Simulink design descriptions. With this new D......
Please login or register with us to view this article>>
 

Comment on "DSP builder improves designers' prod..."
Comments:  
*  You can enter [0] more charecters.
*Verify code:
 
Highly Recommended Articles

Max's Cool Beans

Clive Maxfield Strange modes of transport and other "stuff"

Someone just pointed me at a YouTube video that claims to show the world's first e-powered multicopter flight...

 

Go to top             Connect on Facebook      Follow us on Twitter      Follow us on Orkut