Global Sources
EE Times-India
 DAC 2010 coverage   Academia on employability gap   VLSI Design Conference 2010
EE Times-India > EDA/IP
 
 
EDA/IP  

Understanding clock domain crossing issues

Posted: 24 Dec 2007  Print Version  Bookmark and Share Subscribe

Keywords: clock domain crossing  verification 

[Summary of tips] As SoCs become more complex, a lot of functionality is being added to chips. With this, data is frequently transferred from one clock domain to another making clock domain crossing verification one of the major verification challenges in deep sub-micron designs.The solutions to the problems that occur in clock domain crossings ......
Please login or register with us to view this article>>
 

Comment on "Understanding clock domain crossing ..."
Comments:  
*  You can enter [0] more charecters.
*Verify code:
 
Highly Recommended Application Notes

Max's Cool Beans

Clive Maxfield Strange modes of transport and other "stuff"

Someone just pointed me at a YouTube video that claims to show the world's first e-powered multicopter flight...

 

Go to top             Connect on Facebook      Follow us on Twitter      Follow us on Orkut