EDA/IP 
External process augments verification infrastructure
Keywords: verification simulation environment
[Summary of tips] There are occasions when the infrastructure available outside the simulation environment may be required to interface with the simulation environment.One technique that can be used to connect an external process to the simulation environment is to use the inter-process communication available under UNIX platforms. This paper di......Please login or register with us to view this article>>
|
Not a registered user?
Register FREE to view unlimited features, tutorials and products, and enable any content alert service!
 |
Already registered? Login to view complete content.
|
| Related Articles | Editor's Choice |
- Tool eases verification of MEMS devices
- Address mixed-signal design issues with assertion-based verification
- Perform ROM verification using Checksum
- Perform ROM verification using CRC-CCITT
- Speed up processor verification with testbench infrastructure reuse
- ARM buys processor verification firm Obsidian
Comment on "External process augments verificati..."
Visitor0210
(To avoid code verification, simply login or register with us. It is fast and free!)
|
||||||||||||||
|
||||||||||||||
 |
Top Ranked Articles
Most Popular Articles
Search EE Times India
Max's Cool Beans
Strange modes of transport and other "stuff"
Someone just pointed me at a YouTube video that claims to show the world's first e-powered multicopter flight...
