Global Sources
EE Times-India
 DAC 2010 coverage   Academia on employability gap   VLSI Design Conference 2010
EE Times-India > EDA/IP
 
 
EDA/IP  

Bridging the system to RTL continuum

Posted: 19 May 2005  Print Version  Bookmark and Share Subscribe

Keywords: RTL  system-level design  verification methodology 

[Summary of tips] The challenges of today's SoC designs have pushed the current tools and engineers to the tipping point. To meet the demand, designers are beginning to work at the system level. They are designing at higher levels of sequential and data abstraction. As design methodology makes a sequential shift a new generation of tools will br......
Please login or register with us to view this article>>
 

Comment on "Bridging the system to RTL continuum"
Comments:  
*  You can enter [0] more charecters.
*Verify code:
 
Highly Recommended Application Notes

Max's Cool Beans

Clive Maxfield Strange modes of transport and other "stuff"

Someone just pointed me at a YouTube video that claims to show the world's first e-powered multicopter flight...

 

Go to top             Connect on Facebook      Follow us on Twitter      Follow us on Orkut