EDA/IP 
Analogue behavioural models reduce LSI verification time
Keywords: LSI behavioural models verification
[Summary of tips] Verification of analogue/mixed-signal LSI is becoming more challenging with smaller geometries and more analogue elements designed onto the chip. To improve simulation performance, a separate verification method with behavioural models was applied to LCDD LSI.View the PDF document for more information.|
Not a registered user?
Register FREE to view unlimited features, tutorials and products, and enable any content alert service!
 |
Already registered? Login to view complete content.
|
| Related Articles | Editor's Choice |
Comment on "Analogue behavioural models reduce L..."
Visitor0210
(To avoid code verification, simply login or register with us. It is fast and free!)
|
||||||||||||||
|
||||||||||||||
 |
Top Ranked Articles
Most Popular Articles
Search EE Times India
Max's Cool Beans
Strange modes of transport and other "stuff"
Someone just pointed me at a YouTube video that claims to show the world's first e-powered multicopter flight...
