Global Sources
EE Times-India
 Outlook 2010   VLSI Design Conference 2010   Design trends in solar inverters
EE Times-India > Amplifiers/Converters
 
 
Amplifiers/Converters  

ADC clock jitter: Why you should care

Posted: 17 Dec 2007  Print Version  Bookmark and Share Subscribe

Keywords: clock  jitter  ADC 

[Summary of tips] Clock jitter is a time variation in the clock time period. A beautiful ADC will yield poor signal-to-noise ratio (SNR), just because the clock edges are moving around. This article will look closely at clock jitter, and explore its causes and why it degrades ADC performance. It will also look into jitter solutions and how to ex......
Please login or register with us to view this article>>
 

Comment on "ADC clock jitter: Why you should car..."
Comments:  
*  You can enter [0] more charecters.
*Verify code:
 
Highly Recommended Application Notes

Max's Cool Beans

Clive Maxfield Strange modes of transport and other "stuff"

Someone just pointed me at a YouTube video that claims to show the world's first e-powered multicopter flight...

 

Go to top             Connect on Facebook      Follow us on Twitter      Follow us on Orkut