Global Sources
EE Times-India
 DAC 2010 coverage   Academia on employability gap   VLSI Design Conference 2010
EE Times-India > EDA/IP
 
 
EDA/IP  

EDA platform trims design time in half

Posted: 17 Sep 2008  Print Version  Bookmark and Share Subscribe

Keywords: EDA platform  electronic system-level  design time 

[Summary of tips] Agilent Technologies Inc. has introduced SystemVue 2008, a new electronic design automation (EDA) platform for electronic system-level (ESL) design. Agilent claims that the new platform cuts physical layer (PHY) design time in half for high-performance communications algorithms and system architectures, for both wireless and ae......
Please login or register with us to view this article>>
 

Comment on "EDA platform trims design time in ha..."
Comments:  
*  You can enter [0] more charecters.
*Verify code:
 
Highly Recommended Articles

Max's Cool Beans

Clive Maxfield Strange modes of transport and other "stuff"

Someone just pointed me at a YouTube video that claims to show the world's first e-powered multicopter flight...

 

Go to top             Connect on Facebook      Follow us on Twitter      Follow us on Orkut