Global Sources
EE Times-India
 DAC 2010 coverage   Academia on employability gap   VLSI Design Conference 2010
EE Times-India > EDA/IP
 
 
EDA/IP  

Automate formal verification for Open Core Protocol

Posted: 24 Sep 2008  Print Version  Bookmark and Share Subscribe

Keywords: verification complexity  automated verification  automation of formal verification  bus protocols 

[Summary of tips] In today's SoC development, tremendous mask costs evince the need for first-pass silicon. The steep growth of verification complexity combined with shortened time-to-market requirements necessitate the search for more efficient and automated verification practices.The automation of formal verification (FV) is one possible solut......
Please login or register with us to view this article>>
 

Comment on "Automate formal verification for Ope..."
Comments:  
*  You can enter [0] more charecters.
*Verify code:
 
Highly Recommended Application Notes

Max's Cool Beans

Clive Maxfield Strange modes of transport and other "stuff"

Someone just pointed me at a YouTube video that claims to show the world's first e-powered multicopter flight...

 

Go to top             Connect on Facebook      Follow us on Twitter      Follow us on Orkut