Global Sources
EE Times-India
 DAC 2010 coverage   Academia on employability gap   VLSI Design Conference 2010
EE Times-India > EDA/IP
 
 
EDA/IP  

Avoid design issues with package-aware I/O planning

Posted: 07 Oct 2008  Print Version  Bookmark and Share Subscribe

Keywords: I/O planning  AFS methodology  package designs  45nm 

[Summary of tips] Even though companies sell packaged devices and not bare chips, chips are often designed in isolation and may be either overdesigned or too large to fit the package. When chip-level I/O planning is done with no consideration of the package or the rest of the system, the result may be overly complex or unroutable package designs......
Please login or register with us to view this article>>
 

Comment on "Avoid design issues with package-awa..."
Comments:  
*  You can enter [0] more charecters.
*Verify code:
 
Resources

Android faces hurdles in low-cost arena

Android 4.0's step-up in memory and processor demands will make it less attractive in the low-cost smartphone market...

Showcasing the Rs.1,121.08 computer

A UK-based foundation claims the Raspberry Pi, a Rs.1,121.08 ($25) computer board...

Mobile processors boom

Strong growth of mobile devices up until 2016 will drive an exponential growth for mobile processors...

Google, Samsung team on Android 4.0

Samsung's Galaxy Nexus is the first smartphone launched with Google latest Android 4.0 OS...

Intel withdraws Smart TV chip business

Intel reveals plans to withdraw its Smart TV chip business.

Max's Cool Beans

Clive Maxfield Strange modes of transport and other "stuff"

Someone just pointed me at a YouTube video that claims to show the world's first e-powered multicopter flight...

 

Go to top             Connect on Facebook      Follow us on Twitter      Follow us on Orkut