Power/Alternative Energy 
I/O gating versus sleep modes
Keywords: I/O gating CPLD sleep mode FPGA
[Summary of tips] This article discusses the differences between low power CPLDs with a built-in I/O gating feature, and the various "sleep modes" used by non-volatile FPGAs.Low power CPLDs with I/O gating have many advantages over sleep modes, including the ability to use selected portions of the device.Cases are made for both CPLD I/O gating a......Please login or register with us to view this article>>
|
Not a registered user?
Register FREE to view unlimited features, tutorials and products, and enable any content alert service!
 |
Already registered? Login to view complete content.
|
Comment on "I/O gating versus sleep modes"
Visitor0209
(To avoid code verification, simply login or register with us. It is fast and free!)
|
||||||||||||||
|
||||||||||||||
 |
Top Ranked Articles
Most Popular Articles
Search EE Times India
Max's Cool Beans
Strange modes of transport and other "stuff"
Someone just pointed me at a YouTube video that claims to show the world's first e-powered multicopter flight...
