EDA/IP 
Accelerating verification closure for complex SoCs, IPs
Keywords: verification SoC IP simulation
[Summary of tips] A system-on-chip (SoC) typically comprises various functions integrated into a single integrated circuit. Often, some of these functions would be available as standard IP blocks, which are pre-verified and integrated on to the mobile chip. Verification of such complex systems need more than one approach for achieving the verifi......Please login or register with us to view this article>>
|
Not a registered user?
Register FREE to view unlimited features, tutorials and products, and enable any content alert service!
 |
Already registered? Login to view complete content.
|
| Related Articles | Editor's Choice |
- Tool eases verification of MEMS devices
- Address mixed-signal design issues with assertion-based verification
- Perform ROM verification using Checksum
- Perform ROM verification using CRC-CCITT
- Speed up processor verification with testbench infrastructure reuse
- ARM buys processor verification firm Obsidian
Comment on "Accelerating verification closure fo..."
Visitor0210
(To avoid code verification, simply login or register with us. It is fast and free!)
|
||||||||||||||
|
||||||||||||||
 |
Top Ranked Articles
Most Popular Articles
Search EE Times India
Max's Cool Beans
Strange modes of transport and other "stuff"
Someone just pointed me at a YouTube video that claims to show the world's first e-powered multicopter flight...
