Global Sources
EE Times-India
 DAC 2010 coverage   Academia on employability gap   VLSI Design Conference 2010
EE Times-India > EDA/IP
 
 
EDA/IP  

Multi-language verification for multi-site projects, Part 2

Posted: 12 Apr 2008  Print Version  Bookmark and Share Subscribe

Keywords: verification  SoC 

[Summary of tips] SoC verification places considerable requirements on any solution or methodology because of the complexity and overall management burden. It can no longer be met with traditional directed verification techniques that offer limited verification planning and fail to offer usable verification metrics. By properly architecting and ......
Please login or register with us to view this article>>
 

Comment on "Multi-language verification for mult..."
Comments:  
*  You can enter [0] more charecters.
*Verify code:
 
Highly Recommended Application Notes

Max's Cool Beans

Clive Maxfield Strange modes of transport and other "stuff"

Someone just pointed me at a YouTube video that claims to show the world's first e-powered multicopter flight...

 

Go to top             Connect on Facebook      Follow us on Twitter      Follow us on Orkut