Networks 
Understanding DDR-XAUI's feasibility
Keywords: DDR-XAUI 10 Gigabit Ethernet XFI
[Summary of tips] High levels of integration dictate that large numbers of XAUI interfaces must be integrated in silicon to a level where silicon devices are bound by their external interface limitations rather then their internal bandwidth. In order to minimise the number of SerDes lanes, higher speed lanes are required. The options available t......Please login or register with us to view this article>>
|
Not a registered user?
Register FREE to view unlimited features, tutorials and products, and enable any content alert service!
 |
Already registered? Login to view complete content.
|
Comment on "Understanding DDR-XAUI's feasibility"
Visitor0523
(To avoid code verification, simply login or register with us. It is fast and free!)
|
||||||||||||||
|
||||||||||||||
 |
Top Ranked Articles
Most Popular Articles
Search EE Times India
Max's Cool Beans
Strange modes of transport and other "stuff"
Someone just pointed me at a YouTube video that claims to show the world's first e-powered multicopter flight...
