Global Sources
EE Times-India
 
 
EDA/IP  

Formal verification tools roll for beginners

Posted: 21 Jan 2009  Print Version  Bookmark and Share Subscribe

Keywords: verification tools  design phase  RTL syntheis  chip design 

[Summary of tips] Since the usage of formal verification tools within the chip design value chain hitherto is restricted to a small enlightened group, OneSpin Solutions GmbH hopes to bring this technique to broader acceptance. The EDA tool vendor has amended its software and packaged it in a way that supports a step-by-step approach for beginner......
Please login or register with us to view this article>>
 
 

Comment on "Formal verification tools roll for b..."
Comments:  
*  You can enter [0] more charecters.
*Verify code:
 
Highly Recommended Articles

Max's Cool Beans

Clive Maxfield Strange modes of transport and other "stuff"

Someone just pointed me at a YouTube video that claims to show the world's first e-powered multicopter flight...

 

Go to top             Connect on Facebook      Follow us on Twitter      Follow us on Orkut