EDA/IP 
Optimising architecture-oriented C, Part 2
Keywords: loop mechanisms memory hardware
[Summary of tips] Part 1 of this series looks at architecture-oriented C optimisation. It shows how C optimisations can take advantage of zero overhead loop mechanisms, hardware saturation, modulo registers, and more. This part looks at optimising C to account for memory alignment, cache features, endianness, and application specific instruction......Please login or register with us to view this article>>
|
Not a registered user?
Register FREE to view unlimited features, tutorials and products, and enable any content alert service!
 |
Already registered? Login to view complete content.
|
Comment on "Optimising architecture-oriented C, ..."
Visitor0211
(To avoid code verification, simply login or register with us. It is fast and free!)
|
||||||||||||||
|
||||||||||||||
 |
Top Ranked Articles
Most Popular Articles
Search EE Times India
Max's Cool Beans
Strange modes of transport and other "stuff"
Someone just pointed me at a YouTube video that claims to show the world's first e-powered multicopter flight...
