Global Sources
EE Times-India
 DAC 2010 coverage   Academia on employability gap   VLSI Design Conference 2010
EE Times-India > EDA/IP
 
 
EDA/IP  

Reinvent JTAG for SoC debugging

Posted: 05 Feb 2009  Print Version  Bookmark and Share Subscribe

Keywords: IEEE 1149.7  JTAG  debug 

[Summary of tips] IEEE 1149.7 is a complementary superset of the widely adopted IEEE 1149.1 (JTAG) standard that has been in use for more than two decades. Although the new IEEE 1149.7 has not been finalised, its direction and its benefits to engineers—particularly those developing and debugging software for complex systems—are well ......
Please login or register with us to view this article>>
 

Comment on "Reinvent JTAG for SoC debugging"
Comments:  
*  You can enter [0] more charecters.
*Verify code:
 
Highly Recommended Application Notes

Max's Cool Beans

Clive Maxfield Strange modes of transport and other "stuff"

Someone just pointed me at a YouTube video that claims to show the world's first e-powered multicopter flight...

 

Go to top             Connect on Facebook      Follow us on Twitter      Follow us on Orkut