Global Sources
EE Times-India
 Outlook 2010   VLSI Design Conference 2010   Design trends in solar inverters
EE Times-India > Amplifiers/Converters
 
 
Amplifiers/Converters  

Effect of clock jitter on high-speed ADCs, Part 2

Posted: 17 Feb 2009  Print Version  Bookmark and Share Subscribe

Keywords: analogue/digital converters  clock jitter  RFID 

[Summary of tips] The effect of jitter on analogue/digital converters (ADCs) is a critical yet sometimes confusing topic. Part 1 of this series discusses clock jitter and how it affects the performance of the high-speed ADCs. Part 2 will clarify what counts in different applications. Applications which are receiving weak signals which are in clo......
Please login or register with us to view this article>>
 

Comment on "Effect of clock jitter on high-speed..."
Comments:  
*  You can enter [0] more charecters.
*Verify code:
 
Highly Recommended Application Notes

Max's Cool Beans

Clive Maxfield Strange modes of transport and other "stuff"

Someone just pointed me at a YouTube video that claims to show the world's first e-powered multicopter flight...

 

Go to top             Connect on Facebook      Follow us on Twitter      Follow us on Orkut