Global Sources
EE Times-India
 DAC 2010 coverage   Academia on employability gap   VLSI Design Conference 2010
EE Times-India > EDA/IP
 
 
EDA/IP  

Technical intro to functional qualification, Part 3

Posted: 13 Apr 2009  Print Version  Bookmark and Share Subscribe

Keywords: functional qualification  verification  simulation 

[Summary of tips] Part 1 of this three-part series discusses the overview of functional qualification and the importance of this technique. Part 2 discusses correlating artificial bugs with design bugs. In the context of functional qualification an assertion is treated like a checker in the verification environment. Assertions may detect a fault......
Please login or register with us to view this article>>
 

Comment on "Technical intro to functional qualif..."
Comments:  
*  You can enter [0] more charecters.
*Verify code:
 
Highly Recommended Application Notes

Max's Cool Beans

Clive Maxfield Strange modes of transport and other "stuff"

Someone just pointed me at a YouTube video that claims to show the world's first e-powered multicopter flight...

 

Go to top             Connect on Facebook      Follow us on Twitter      Follow us on Orkut