Global Sources
EE Times-India
 DAC 2010 coverage   Academia on employability gap   VLSI Design Conference 2010
EE Times-India > EDA/IP
 
 
EDA/IP  

Prevent FPGA cloning

Posted: 20 Apr 2009  Print Version  Bookmark and Share Subscribe

Keywords: intellectual property  programmable logic  FPGAs 

[Summary of tips] This article discusses a new way of tagging designs to help to counter the fast growing trade in stolen intellectual property and cloned designs. The topic is a difficult one for the industry to discuss; recently, however, more and more voices have been raised on the issue. One unfortunate consequence of the rise of programmabl......
Please login or register with us to view this article>>
 

Comment on "Prevent FPGA cloning"
Comments:  
*  You can enter [0] more charecters.
*Verify code:
 
Highly Recommended Application Notes

Max's Cool Beans

Clive Maxfield Strange modes of transport and other "stuff"

Someone just pointed me at a YouTube video that claims to show the world's first e-powered multicopter flight...

 

Go to top             Connect on Facebook      Follow us on Twitter      Follow us on Orkut