EDA/IP 
Incremental DRC for chip verification
Keywords: verification debug design rule checks
[Summary of tips] With each process node, geometric shape count and data volumes have increased dramatically with more complex designs and more metal layers. With additional metal layers, each node also brings an explosion in design rules and together these dramatically impact time to market of the end product. Physical verification run times an......Please login or register with us to view this article>>
|
Not a registered user?
Register FREE to view unlimited features, tutorials and products, and enable any content alert service!
 |
Already registered? Login to view complete content.
|
| Related Articles | Editor's Choice |
- Tool eases verification of MEMS devices
- Address mixed-signal design issues with assertion-based verification
- Perform ROM verification using Checksum
- Perform ROM verification using CRC-CCITT
- Speed up processor verification with testbench infrastructure reuse
- ARM buys processor verification firm Obsidian
Comment on "Incremental DRC for chip verificatio..."
Visitor0210
(To avoid code verification, simply login or register with us. It is fast and free!)
|
||||||||||||||
|
||||||||||||||
 |
Top Ranked Articles
Most Popular Articles
Search EE Times India
Max's Cool Beans
Strange modes of transport and other "stuff"
Someone just pointed me at a YouTube video that claims to show the world's first e-powered multicopter flight...
