Embedded 
Optimise interconnect, memory subsystem
Keywords: SoC electronic system level interconnect
[Summary of tips] Classically, SoC architectural studies had been carried out using static analysis using spreadsheets and then using limited number of simulations to ensure that the possible architecture choices meet the theoretical performance. Increasingly, complex interactions coupled with complex communication networks are making this class......Please login or register with us to view this article>>
|
Not a registered user?
Register FREE to view unlimited features, tutorials and products, and enable any content alert service!
 |
Already registered? Login to view complete content.
|
| Related Articles | Editor's Choice |
Comment on "Optimise interconnect, memory subsys..."
Visitor0212
(To avoid code verification, simply login or register with us. It is fast and free!)
|
||||||||||||||
|
||||||||||||||
 |
Top Ranked Articles
Most Popular Articles
Search EE Times India
Max's Cool Beans
Strange modes of transport and other "stuff"
Someone just pointed me at a YouTube video that claims to show the world's first e-powered multicopter flight...
