Global Sources
EE Times-India
 DAC 2010 coverage   Academia on employability gap   VLSI Design Conference 2010
EE Times-India > EDA/IP
 
 
EDA/IP  

Team-up enables MEMS/IC co-design, co-verification

Posted: 20 May 2009  Print Version  Bookmark and Share Subscribe

Keywords: CMOS  MEMS+IC  3-D CAD  IC design 

[Summary of tips] Cadence Design Systems Inc. has collaborated with Coventor Inc. on what the pair touts as the first environment to allow 3-D MEMS models to be designed and simulated in tandem with CMOS integrated circuitry. MEMS+IC will debut at Cadence's CDNLive EMEA conference.Traditionally, MEMS chip design requires a separate design ef......
Please login or register with us to view this article>>
1 • 2 Next Page Last Page
 

Comment on "Team-up enables MEMS/IC co-design, c..."
Comments:  
*  You can enter [0] more charecters.
*Verify code:
 
Highly Recommended Articles

Max's Cool Beans

Clive Maxfield Strange modes of transport and other "stuff"

Someone just pointed me at a YouTube video that claims to show the world's first e-powered multicopter flight...

 

Go to top             Connect on Facebook      Follow us on Twitter      Follow us on Orkut