Global Sources
EE Times-India
 DAC 2010 coverage   Academia on employability gap   VLSI Design Conference 2010
EE Times-India > EDA/IP
 
 
EDA/IP  

Start-up to demo asynchronous synthesis tool

Posted: 23 Jun 2009  Print Version  Bookmark and Share Subscribe

Keywords: synthesis tool  asynchronous logic  design language  simulation 

[Summary of tips] Tiempo AS will demonstrate what says is the first synthesis tool for asynchronous logic that operates from standard design languages at the Design Automation Conference, due to be held July 27 to 30 in San Francisco. The tool is called Asynchronous Circuit Compiler, or ACC, and it generates asynchronous and delay-insensitive ci......
Please login or register with us to view this article>>
 

Comment on "Start-up to demo asynchronous synthe..."
Comments:  
*  You can enter [0] more charecters.
*Verify code:
 
Highly Recommended Articles

Max's Cool Beans

Clive Maxfield Strange modes of transport and other "stuff"

Someone just pointed me at a YouTube video that claims to show the world's first e-powered multicopter flight...

 

Go to top             Connect on Facebook      Follow us on Twitter      Follow us on Orkut