SEU techniques for Virtex-5 devices
Keywords: Virtex-5 single event upsets FPGA
[Summary of tips] Xilinx devices are designed to have an inherently low susceptibility to single event upsets (SEUs). This application note provides a substantial discussion of strategies and representative calculations for handling SEUs with an emphasis on reliability when addressing these low probability events.This application note is accompa......|
Already registered? Login to view complete content.
|
|
||||||||
|
||||||||
Strange modes of transport and other "stuff"
Someone just pointed me at a YouTube video that claims to show the world's first e-powered multicopter flight...
















