Global Sources
EE Times-India
 DAC 2010 coverage   Academia on employability gap   VLSI Design Conference 2010
EE Times-India > EDA/IP
 
 
EDA/IP  

How to deal with high-speed board layout challenges

Posted: 26 Nov 2009  Print Version  Bookmark and Share Subscribe

Keywords: board layout challenges  SDI layout  impedance mismatches 

[Summary of tips] TV and cinema have entered the digital age. Video pictures are used to transport at standard definition rate (270Mbit/s), upgraded to HD rate (1.485Gbit/s) and are now migrating to 3Gbit/s. The migration to higher speeds enables higher resolution images for entertainment, but also presents challenges to hardware engineers and p......
Please login or register with us to view this article>>
 

Comment on "How to deal with high-speed board la..."
Comments:  
*  You can enter [0] more charecters.
*Verify code:
 
Highly Recommended Application Notes

Max's Cool Beans

Clive Maxfield Strange modes of transport and other "stuff"

Someone just pointed me at a YouTube video that claims to show the world's first e-powered multicopter flight...

 

Go to top             Connect on Facebook      Follow us on Twitter      Follow us on Orkut