Embedded
PLD architecture trades off time with circuit density
[Summary of tips] Bismuth: In essence, we are trading space for time and density for performance."We are doing nothing exotic with the process," explained Alain Bismuth, VP, marketing. "We are using TSMC's standard 40nm process in a standard high-performance package—there is nothing like chip stacking or 3D silicon." Spacetime devices inst......
Please login or register with us to view this article>>
|
Already registered? Login to view complete content.
|
| Related Articles | Editor's Choice |
- Fundamentals of 3D authoring (Part 2)
- Vishay's IR receivers designed for universal 3D TV glasses
- Employ modelling for power integrity simulation in 3D-IC design
- GlobalFoundries announces 3D chip stacking at 20nm
- Fundamentals of 3D authoring (Part 1)
- Transparent 3D memory chips to replace flash drives
Comment on "PLD architecture trades off time wit..."
Visitor0524
(To avoid code verification, simply login or register with us. It is fast and free!)
Resources
Top Ranked Articles
Most Popular Articles
Search EE Times India
Max's Cool Beans
Strange modes of transport and other "stuff"
Someone just pointed me at a YouTube video that claims to show the world's first e-powered multicopter flight...




















