Global Sources
EE Times-India
 DAC 2010 coverage   Academia on employability gap   VLSI Design Conference 2010
EE Times-India > EDA/IP
 
 
EDA/IP  

Verification platform suits system design processes

Posted: 18 May 2010  Print Version  Bookmark and Share Subscribe

Keywords: FPGA  verification platform  LSI  algorithm design 

[Summary of tips] Xilinx K.K. and Hitachi Information & Communication Engineering Ltd have released the LogicBench system-level design verification platform that uses Xilinx Virtex-6 LX760 FPGA.Xilinx Inc.'s Japan subsidiary, Xilinx K.K. and Hitachi Information & Communication Engineering Ltd have released the LogicBench system-level design veri......
Please login or register with us to view this article>>
 

Comment on "Verification platform suits system d..."
Comments:  
*  You can enter [0] more charecters.
*Verify code:
 
Highly Recommended Articles

Max's Cool Beans

Clive Maxfield Strange modes of transport and other "stuff"

Someone just pointed me at a YouTube video that claims to show the world's first e-powered multicopter flight...

 

Go to top             Connect on Facebook      Follow us on Twitter      Follow us on Orkut