Embedded 
Employing clock gating in ASIC, FPGA designs
Keywords: power optimisation ASIC FPGA designs clock gating
[Summary of tips] Clock gating is a well-understood power optimisation technique employed in both ASIC and FPGA designs to eliminate unnecessary switching activity. This method usually requires that the designers add a small amount of logic to their RTL code to disable or deselect unnecessarily active sequential elements, registers, for example.......Please login or register with us to view this article>>
|
Not a registered user?
Register FREE to view unlimited features, tutorials and products, and enable any content alert service!
 |
Already registered? Login to view complete content.
|
Comment on "Employing clock gating in ASIC, FPGA..."
Visitor0206
(To avoid code verification, simply login or register with us. It is fast and free!)
|
||||||||||||||
|
||||||||||||||
 |
Top Ranked Articles
Most Popular Articles
Search EE Times India
Max's Cool Beans
Strange modes of transport and other "stuff"
Someone just pointed me at a YouTube video that claims to show the world's first e-powered multicopter flight...
