Engineers discuss 3D chip standard
Keywords: 3D chip standard Through-Silicon Vias Semicon West
[Summary of tips] "When we first started 3D processing, wafers were showing up broken or chipped," Rudack said. "I am now violating Sematech standards about 25 times a day," he quipped.Wafer bonding and thinning processes used to make 3D ICs create wafers that are larger or smaller than the Sematech M1.15 standard for 300mm wafers. As a result 3......|
Already registered? Login to view complete content.
|
| Related Articles | Editor's Choice |
Strange modes of transport and other "stuff"
Someone just pointed me at a YouTube video that claims to show the world's first e-powered multicopter flight...




















