Global Sources
EE Times-India
 DAC 2010 coverage   Academia on employability gap   VLSI Design Conference 2010
EE Times-India > EDA/IP
 
 
EDA/IP  

Hitachi steps up verification with Cadence Palladium TBA

Posted: 22 Jul 2010  Print Version  Bookmark and Share Subscribe

Keywords: system-level verification environment  Ethernet  routing  switching 

[Summary of tips] According to reports at Cadence Design Systems Inc., Hitachi Ltd engineers have used the Cadence Incisive Palladium transaction-based acceleration technology to successfully implement a new system-level verification environment for Ethernet routing/switching products. This new environment will allow the Hitachi engineers to run......
Please login or register with us to view this article>>
 

Comment on "Hitachi steps up verification with C..."
Comments:  
*  You can enter [0] more charecters.
*Verify code:
 
Resources

Android faces hurdles in low-cost arena

Android 4.0's step-up in memory and processor demands will make it less attractive in the low-cost smartphone market...

Showcasing the Rs.1,121.08 computer

A UK-based foundation claims the Raspberry Pi, a Rs.1,121.08 ($25) computer board...

Mobile processors boom

Strong growth of mobile devices up until 2016 will drive an exponential growth for mobile processors...

Google, Samsung team on Android 4.0

Samsung's Galaxy Nexus is the first smartphone launched with Google latest Android 4.0 OS...

Intel withdraws Smart TV chip business

Intel reveals plans to withdraw its Smart TV chip business.

Max's Cool Beans

Clive Maxfield Strange modes of transport and other "stuff"

Someone just pointed me at a YouTube video that claims to show the world's first e-powered multicopter flight...

 

Go to top             Connect on Facebook      Follow us on Twitter      Follow us on Orkut