EDA/IP 
Design suite enhances FPGA partial reconfiguration
Keywords: FPGA design software clock gating
[Summary of tips] Xilinx Inc. releases the ISE Design Suite 12.2, an easier-to-use, intuitive, fourth generation of partial reconfiguration design flow offering an improvement to its intelligent clock gating technology that delivers a 24 per cent reduction in dynamic block-RAM (BRAM) power consumption in Virtex-6 FPGA designs.Designers can downl......Please login or register with us to view this article>>
|
Not a registered user?
Register FREE to view unlimited features, tutorials and products, and enable any content alert service!
 |
Already registered? Login to view complete content.
|
Comment on "Design suite enhances FPGA partial r..."
Visitor0204
(To avoid code verification, simply login or register with us. It is fast and free!)
|
||||||||||||||
|
||||||||||||||
 |
Top Ranked Articles
Most Popular Articles
Search EE Times India
Max's Cool Beans
Strange modes of transport and other "stuff"
Someone just pointed me at a YouTube video that claims to show the world's first e-powered multicopter flight...
