Global Sources
EE Times-India
 DAC 2010 coverage   Academia on employability gap   VLSI Design Conference 2010
EE Times-India > EDA/IP
 
 
EDA/IP  

Optimizing IP integration

Posted: 12 Aug 2010  Print Version  Bookmark and Share Subscribe

Keywords: SoC design  IP integration  design process 

[Summary of tips] Over the last decade, a fundamental shift has occurred in SoC design. This shift has largely gone unnoticed and has introduced significant unnecessary costs and inefficiencies into the design process—costs that must be eliminated if SoC design is to remain viable for a wide range of companies.In the past, most of the desi......
Please login or register with us to view this article>>
 

Comment on "Optimizing IP integration"
Comments:  
*  You can enter [0] more charecters.
*Verify code:
 
Highly Recommended Application Notes

Max's Cool Beans

Clive Maxfield Strange modes of transport and other "stuff"

Someone just pointed me at a YouTube video that claims to show the world's first e-powered multicopter flight...

 

Go to top             Connect on Facebook      Follow us on Twitter      Follow us on Orkut