EDA/IP 
Upgraded tool suite enhances CPLD design
Keywords: design tool CPLD programmable products
[Summary of tips] Lattice Semiconductor Corp. unveils version 1.4 of its ispLEVER Classic design tool suite to include Synopsys Synplify Pro with the HDL Analyst feature set, and an ispMACH 4000ZE CPLD fitter with improved power optimisation.The Synplify Pro HDL Analyst lets the designer visualise high-level register transfer level (RTL) Verilog......Please login or register with us to view this article>>
|
Not a registered user?
Register FREE to view unlimited features, tutorials and products, and enable any content alert service!
 |
Already registered? Login to view complete content.
|
| Related Articles | Editor's Choice |
Comment on "Upgraded tool suite enhances CPLD de..."
Visitor0204
(To avoid code verification, simply login or register with us. It is fast and free!)
|
||||||||||||||
|
||||||||||||||
 |
Top Ranked Articles
Most Popular Articles
Search EE Times India
Max's Cool Beans
Strange modes of transport and other "stuff"
Someone just pointed me at a YouTube video that claims to show the world's first e-powered multicopter flight...
