EDA/IP 
Fujitsu taps Cadence signoff for ref design flow
Keywords:reference design flow signoff ECO
[Summary of tips] Fujitsu Semiconductor Ltd adopted the Cadence Encounter Timing System for timing signoff after evaluating comprehensive competitive benchmark across a series of ASIC/ASSP and SoC designs. Using Cadence technology, Fujitsu Semiconductor said that 99 per cent of hold violations were resolved after just one iteration through the E......Please login or register with us to view this article>>
|
Not a registered user?
Register FREE to view unlimited features, tutorials and products, and enable any content alert service!
 |
Already registered? Login to view complete content.
|
| Related Articles | Editor's Choice |
Comment on "Fujitsu taps Cadence signoff for ref..."
Visitor(To avoid code verification, simply login or register with us. It is fast and free!)
Top Ranked Articles
Most Popular Articles
Search EE Times India
