Global Sources
EE Times-India
EE Times-India > EDA/IP

RC extraction tool certified for 16nm FinFET designs

Posted: 16 Jul 2014     Print Version  Bookmark and Share

Keywords:Cadence Design Systems  FinFET  RC extraction  TSMC 

[Summary of tips] Cadence Design Systems Inc. has unleashed its next-generation tool for RC extraction that the company said boasts massively parallel architecture. The Quantus QRC Extraction Solution claims to speed design signoff and sets a new standard for performance by delivering up to five times faster runtime for single and multi-corner e......
Please login or register with us to view this article>>

Comment on "RC extraction tool certified for 16n..."
*  You can enter [0] more charecters.
*Verify code:


Visit Asia Webinars to learn about the latest in technology and get practical design tips.


Go to top             Connect on Facebook      Follow us on Twitter      Follow us on Orkut

Back to Top