Home | Login | Register Now   [Jul 05,2009]
Global Sources
EE Times-India
For Registered Users Home / For Registered Users

Cadence opens third R&D centre in Noida


Cadence has announced the opening of a third R&D facility in Noida that will address the needs of engineers designing at 65 and 45-nm technology process nodes.

Please login or register with us to view this article>>

If you have already registered on the following websites, please log in using your email address and password

EE Times-India sites:
Low-Power Design

Early power analysis with CPF

Read about how design-for-power flow leverages PowerTheater's reduction environment and then generates a CPF file.

Embedded Design India
• China's DTV standard revolutionises broadcast
• Using LTE on FPGAs
• PCIe multicast: Purposes, advantages
• Filter banks: Optimisation, synthesis
• Trends in open source for consumer electronics
more...
Power Design India
• Build an intelligent solar tracking system with FPGAs
• "Pump and dump" with a capacitor bank
• Prevent hacking, tampering in energy meters
• Efficiently driving LEDs offline
• Micro-stepping eases step motors' operations
more...
Go to top