Home | Login | Register Now [Mar 17,2010]

EDA |Embedded |Signals |Interface |Wireless |Network |Buffer/Storage |Power Design |Optoelectronics |Test |Manufacturing

For Registered Users

Testing SoC interconnects using boundary scan
Author: Mehrdad Nourani

Delay violations occurring in the interconnects of high-speed SoCs can be tested using JTAG boundary scan architecture.

Please login or register with us to view this article>>

Not a registered user?

Email address:
Password:
Confirm password:
User name :	First name Last name
Company name:
Mobile number:
Job function:
Products/Services:
Country/Area:	India Other Country/Area

Already registered? Login to view complete content.

Email address:
Password:
	Password is case-sensitive.
	Remember password Forgot your password?

	If you have already registered on the following websites, please log in using your email address and password
EE Times-India sites: EE Times-Asia EE Times-Taiwan EE Times-Korea EE Times-China Analog/Mix signal Power Systems Embedded Design India Power Design India Home Entertainment Handheld Device Industrial Controls Auto Electronics

If you have already registered on the following websites, please log in using your email address and password

EE Times-India sites:

	Latest News
SunPower, K6 partner for 1MW solar plants in Italy (17/03/10) Process tech eases ASIC conversion (17/03/10) Opinion: High costs will harm Google Chrome (17/03/10) NTU, NI collaborate on wireless comms (17/03/10) Huawei expands in Turkey with R&D centre (17/03/10) FormFactor opens wafer probe card facility (17/03/10) Tessera, UTAC sign tech agreement settling lawsuit (17/03/10) Wipro, Microsoft collaborate on enterprise cloud (17/03/10)

Embedded Design

• China's DTV standard revolutionises broadcast
• Using LTE on FPGAs
• PCIe multicast: Purposes, advantages
• Filter banks: Optimisation, synthesis
• Trends in open source for consumer electronics

more...

Power Design

• Build an intelligent solar tracking system with FPGAs
• "Pump and dump" with a capacitor bank
• Prevent hacking, tampering in energy meters
• Efficiently driving LEDs offline
• Micro-stepping eases step motors' operations

more...

Go to top

Connect on Facebook

eMedia Asia	Embedded Design India\|Power Design - India\|EE Times - Asia\|\|\|\|IIC-China
Global Sources	\|\|\|Electronic Components\|Computer Products\|Trade Show Center
TechInsights	EE Times\|ESM Online\|EE Times JAPAN

Copyright © 2010 eMedia Asia Ltd. All rights reserved. Reproduction in whole or in part in any form or medium without the express written permission of eMedia Asia Ltd. is prohibited. Warning: The images on this site are protected by digital watermark technology. Your use of this website is subject to, and constitutes acknowledgement and acceptance of our Terms of Use.