Home | Login | Register Now   [Mar 19,2010]
Global Sources
EE Times-India
For Registered Users EE Times-India Home / For Registered Users

Simulators shred the limits of mixed-signal design
Author: Claudia Relyea

Under pressure from 90nm processes and rising clock frequencies, analog/digital SoC tools have stepped up to meet engineers' needs.

Please login or register with us to view this article>>


If you have already registered on the following websites, please log in using your email address and password

EE Times-India sites:

Latest News
 
Go to top         Connect on Facebook        Follow us on Twitter        Follow us on Orkut