Home | Login | Register Now   [Mar 20,2010]
Global Sources
EE Times-India
For Registered Users EE Times-India Home / For Registered Users

Macgraigor's boundary-scan tool eases FPGA, CPLD programming
Author: Alex Mendelsohn

For programming FPGAs, CPLDs and other devices, Macraigor Systems LLC has announced the availability of J-SCAN Version 2.1 high-speed boundary-scan debug and programming tool.

Please login or register with us to view this article>>


If you have already registered on the following websites, please log in using your email address and password

EE Times-India sites:

 
Go to top         Connect on Facebook        Follow us on Twitter        Follow us on Orkut